FPGA-based Systems for Evolvable Hardware

نویسنده

  • Hugo de Garis
چکیده

Since 1992, year where Hugo de Garis has published the first paper on Evolvable Hardware (EHW), a period of intense creativity has followed. It has been actively researched, developed and applied to various problems. Different approaches have been proposed that created three main classifications: extrinsic, mixtrinsic and intrinsic EHW. Each of these solutions has a real interest. Nevertheless, although the extrinsic evolution generates some excellent results, the intrinsic systems are not so advanced. This paper suggests 3 possible solutions to implement the run-time configuration intrinsic EHW system: FPGA-based Run-Time Configuration system, JBits-based Run-Time Configuration system and Multi-board functional-level Run-Time Configuration system. The main characteristic of the proposed architectures is that they are implemented on Field Programmable Gate Array. A comparison of proposed solutions demonstrates that multi-board functional-level run-time configuration is superior in terms of scalability, flexibility and the implementation easiness. Keywords—Evolvable hardware, evolutionary computation, FPGA systems.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementing Evolution of FIR-Filters Efficiently in an FPGA

Reconfigurable hardware devices make it possible to change the topology of electronic circuits at runtime. Using reconfigurable devices as a platform for Evolvable hardware (EHW) is well suited for real-time adaptive systems. This paper contains a novel approach on how to evolve the parameters for an adaptive digital filter. Both the filter as well as the evolution is implemented in a single Fi...

متن کامل

Finite State Machine Based Reconfigurable Architecture For Image Processor

Adaptively evolvable systems require some reconfigurable capabilities, habituated within the FPGA. FPGA’s can be integrated with either Dynamic Partial Reconfiguration (DPR) or Virtual Reconfiguration Circuits (VRC). Since DPR allows lesser resource utilization on the FPGA available logic, which has a positive repercussion in power consumption compared to VRC’s, we are using FPGA’s with native ...

متن کامل

Evolvable Hardware Implemented by FPGA

This paper deals with the implementation of the evolvable hardware by FPGA devices. The present work examines the dependence of particular aspects of the genetic algorithm for the evolvable hardware domain usage. Practical implementation of this algorithm by the FPGA circuit is researched as well. In the paper, two practical examples of evolvable circuits are shown – the combinational logic cir...

متن کامل

An evolvable hardware system in Xilinx Virtex II Pro FPGA

In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro Field Programmable Gate Arrays (FPGAs). Candidate filters are evaluated in a domain-specific virtual reconfigurable circuit implemented using a reconfigurable logic of the s...

متن کامل

An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA

This paper describes an evolvable image filter which is completely implemented in a field programmable gate array. The proposed system is able to evolve an image filter in a few seconds if corrupted and original images are supplied by user. The architecture is generic and can easily be modified to realize other evolvable systems. COMBO6 card with Xilinx Virtex xc2v3000 FPGA is used as a target ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006